Introduction
For many years, thick-film, thin film and silicon technologies have allowed the integration of passive components, thereby offering enhanced reliability and reduced product size. Recent trends towards the increased application of multi-chip module technologies (MCM) are being driven by a need for high density circuits offering high speed, increased functionality and reduced size. A limiting factor in achieving high density in MCM substrates is now seen to be the need for surface mount assembly of discrete passive components (e.g. pull-up resistors, decoupling capacitors, passive LC filters). This has resulted in significant efforts to integrate or bury these passive components into the MCM interconnect (Barris and Makl, 1995; Brown et al., 1993; Lenihan et al., 1996; Ó Mathúna, 1997; Peeters, 1997) .
To date, integrated inductor structures have mainly been in the form of single layer air-core components for radio frequency applications with self-resonant frequencies above 1GHz. This paper is concerned with the characterisation of two-layer air-core inductors fabricated using a range of interconnection technologies. A typical device and its equivalent circuit is shown in Figure 1 .
The technologies under investigation include printed circuit board, thick-film, low temperature cofired ceramic (LTCC) and an in-house fine-line electroplated copper-onceramic (copper plating) technology. This paper initially presents an assessment of the specifications of commercial discrete chip inductors fabricated using wire-wound, planar air-core and cofired ferrite wet-stack technologies. A summary of the technologies evaluated for this work is then presented. This is followed by a description of the two-layer inductor structures and their electrical characterisation. The results of finite element modelling of the components are then compared with measured results. Finally, conclusions from the work are presented along with some ideas for future work.
Commercially available chip inductors
As interconnection technologies become more developed, it will be beneficial to replace standard chip inductors with integrated devices. Most air-core multilayer chip inductors are available within the range of 1nH to 470nH and are commercially available in standard sizes such as 0805, 0603 and 0402 (http://tokoam.com). Table I compares multilayer air-core inductors on ceramic with other conventional inductor technologies such as cofired ferrite wet-stack technology and traditional wire-wound technologies.
The applications for multilayer air-core chip inductors are constantly increasing. To date multilayer air-core chip inductors are used in mobile communication systems (mobile phones, pagers) VHF and UHF circuits and GPS systems. Because of the advent of MCM technologies, these are all potential applications for integrated inductors. Figure  2 shows the relevant application areas as well as inductance ranges and SRFs of the commercially available chip components as outlined in Table I .
Interconnect technologies
As was mentioned previously, a number of interconnection technologies were investigated with the aim of producing integrated multilayer inductors. The four technologies investigated were thick-film, low temperature cofired ceramic, printed circuit board and fine-line copper plating on ceramic.
Thick-film technology
There is particular benefit with thick-film technology as regards developing the planar inductor in that it has become one of the standard technologies for fabricating other passive components such as resistors and, to a lesser extent, capacitors. A thick-film-integrated passive RLC circuit would offer cost and reliability benefits over discrete wirewound inductor components. Printed conductor throughholes in alumina substrates have also been developed and this allows double-sided inductors to be manufactured with the substrate acting as the interlayer dielectric. Traditionally, thick-film materials have been limited in terms of conductivity, line definition and dielectric performance. New materials are constantly evolving with higher conductivity and track widths as low as ten microns (Barnwell, 1996) . A microsection of a typical thick-film part is shown in Plate 1.
The most striking observation is the shape of the conductor cross-section. It was noted that the width of the track is greater than that of screen pattern. This suggests that the printed pattern gets smeared by 20 to 30µm at each side giving the characteristic profile as seen in Plates 1 and 2. It also imposes a process limitation of approximately 200µm wide spaces for conventional materials and processes.
Low temperature co-fired ceramic technology LTCC is a substrate technology which is used in both MCM (MCM-C) and miniature ceramic monolithic component applications. The multilayer substrate is built up from individual ceramic green sheets which have been prepared with punched through-holes and screen-printed conductor patterns. These layers are stacked, aligned, laminated and fired at approximately 850°C to produce the multilayer cofired structure. Compatible gold, silver and copper metallisation systems are commercially available as are resistor inks and high permittivity dielectrics. This type of technology is therefore well suited to the integration of passive components such as resistors, capacitors and inductors, thus forming a true three-dimensional integrated passive substrate. On microsectioning one of the LTCC inductors, it was found that it had a similar track profile to the thick-film parts discussed previously. This is to be expected as both processes involve the screen printing of conductor materials.
Electroplating technology
The electroplating process consists of electroless plating of a conductive seed layer followed by photolithography of the required conductor pattern using a dry-film photoresist. This is followed by electroplating of the conductor pattern, Microelectronics International 15/1 [1998] 6-10 © MCB University Press [ISSN 1356-5362] [ 7 ] stripping of the photoresist and etching of the seed layer to produce the final circuit pattern. This process has also been developed in a multilayer configuration using a polymer material as the interlayer dielectric and is MCM compatible (MCM-D). Plated through-holes in ceramic have also been developed and this allows double-sided inductors to be manufactured with the substrate acting as the interlayer dielectric. A microsection of an electroplated part is shown in Plate 2. It can be seen that the electroplated conductor has a more rectangular cross-section with uniform track height than the thick-film equivalent. This, coupled with the fact that the sheet resistivity of copper is lower than that of the thick-film conductor, has important implications on the resistance and hence the Q factor of the device.
Printed circuit board technology
With increased packaging density and the development of multilayers in PCBs, this interconnection technology is seen to be of particular importance to planar inductors and the development of MCMs (MCM-L). PCB technology is constantly evolving and track widths down to 150 microns are readily achievable. This allows multi-turn inductors to be realised in a small footprint. Low-valued inductors can now be directly incorporated into the circuit board, thus reducing the required number of add-on components to achieve a given function. A microsection of a PCB part showed that the conductors had a rectangular profile similar to the electroplated parts.
Multilayer inductors
A number of multilayer inductors were manufactured using the previously mentioned technologies. Table II outlines the physical layout for the devices investigated. A typical device is shown in Figure 1 . All parts consist of two conductor layers with three turns per layer. The two thick-film devices are essentially the same design, the only difference being the dielectric thickness. TF1 consists of two conductor layers separated by a printed dielectric. TF2 consists of two conductor layers printed on opposite sides of an alumina substrate and connected via a printed through-hole. The two LTCC parts (L1 and L2) have similar geometries except for the different dielectric thicknesses. These parts are integrated into the same multilayer ceramic substrate with one inductor positioned over the other as illustrated in Figure 3 .
L2 is completely buried in the substrate while L1 has its bottom layer buried and its top layer external. Both electroplated and thick-film parts have similar geometries. Because of the similarity of all the parts, a comparative analysis may be carried out.
Electrical measurements
AC characterisation was performed using an HP4195A impedance analyser equipped with an HP41951A impedance test kit and an HP16092A test fixture. This test method effectively measures the real and imaginary components of impedance and from them calculates an effective series inductance L s , series resistance R s and Q assuming the equivalent circuit shown in Figure 1 previously. Table III outlines the electrical measurements carried out. These consist of inductance and Q measured at 30MHz and the self-resonant frequency (SRF) of each device.
The following observations can be made: • The PCB and electroplated devices have relatively high Q values which are a direct consequence of low resistivity conductors and good track definition.
• The thick-film and LTCC devices have relatively low Q values which are a direct consequence of high resistivity conductors and poor track definition.
• SRF is dependent on capacitance which is dictated by dielectric thickness and permittivity. It can be seen that there is a considerable increase in SRF by increasing the dielectric thickness between conductor layers. This can be seen by comparing the SRF of TF1 which has a dielectric thickness of 32µm and an SRF of 78MHz to that of TF2 which has a dielectric thickness of 625µm and an SRF of 244MHz. This same trend can also be seen for the electroplated devices EP1 and EP2.
• The LTCC parts do not follow the same trend as the thick-film and electroplated parts as regards SRF increasing with dielectric thickness. For an isolated inductor, the rule of thumb relating dielectric thickness (d) to SRF is as follows:
SRF ∝ √d
Hence:
which results in:
This would lead us to expect the SRF of L1 to be approximately 50 per cent greater than that of L2. However, as is seen in Table III , this is not the case. In effect, the two individual inductors are acting like a high leakage transformer (k~ 0.75) and hence, an applied voltage on one device will induce a corresponding voltage on the other device. Because of this transformer action the interwinding capacitance dominates and hence both parts have the same SRF. This is further explained in the next section.
Device modelling
All the fabricated devices were simulated using the finite element analysis (FEA) package Maxwell 2-D from Ansoft (Ansoft Corporation, 1994) . This is a two-dimensionless electromagnetics package which allows the calculation of the equivalent circuit elements, Ls, Rs and C from the field solutions for the devices. Ls and Rs are determined from an ac magnetic field simulation and the capacitance C is calculated from an electrostatic field simulation. Values of SRF and Q are determined from these simulated values. The measured and simulated values of L s , Q, and SRF are compared in Table IV expected dependency on inter-layer spacing. However, when both devices are modelled together, the inter-device capacitance dominates and both have the same SRF.
The simulation results show that the inductance and SRF of the devices can be predicted with reasonable accuracy (all within 12 per cent) using FEA. However, there is poor correlation between the measured and simulated values for Q factor. This is a direct result of poor agreement between the measured and simulated AC resistances. With any FEA the accuracy of the simulation results will depend on the accuracy of the description of the physical model. In particular, the physical dimensions and material parameters used in the simulation should accurately reflect those of the real device. The present simulations contain some inaccuracies which may give rise to the poor correlation between results. For example, in the FE model the conductor tracks are rectangular; however, as Plates 1 and 2 show, the real track shape has significant deviations from rectangular, particularly for the screen-printed parts. Also the spiral conductor pattern is modelled in 2-D by circular tracks, which will influence the proximity effects experienced by the conductors, thus affecting the ac resistance. Further work must be done to quantify the effects of these modelling differences on the AC resistance.
Conclusions
Integrated passive components are becoming increasingly important in MCM technologies because of their impact on enhancing circuit density and product reliability (i.e. reduced number of solder joints). This paper has presented a characterisation of multilayer air-core inductors fabricated using a range of interconnection technologies. These technologies included PCB, thick-film, LTCC and plating on ceramic. The following conclusions can be reached:
• PCB and plating on ceramic offer inductors with Q values comparable to commercial air-core chip inductors.
• SRF is a function of interlayer capacitance as defined by dielectric constant and inter-layer spacing. SRF values from 70MHz to 300MHz were achieved as dielectric thickness increased from 35 microns to 800 microns. • Placing inductors in close proximity to one another will result in significant interaction between the components. • A full understanding of the electromagnetic interaction between conductor layers is critical for the accurate design of multilayer inductors.
• Finite element modelling has been shown to give accurate results for inductance and self-resonant frequency. Further investigations are required to achieve accurate results for ac resistance and hence Q. • A predictive design capability for multilayer air-core inductors requires accurate data input to the models of the dimensional and electrical parameters of the interconnect system.
Further work in this area, which is currently ongoing, includes the following:
• improvement of AC resistance prediction;
• optimisation of inductor Q with respect to component dimensions and the material properties of the interconnect system; • investigation of these inductor components using a range of magnetic materials to enhance inductance per unit area; • investigation of single-layer inductors and a comparison of their performance against two-layer parts. 
